ABSTRACT
INTRODUCTION
Sliding mode (SM) controllers were introduced initially for variable structure systems (VSS) [1] , [2] . Although well known for their stability and robustness towards parameter, line, and load variations (ability to handle large transience), SM controllers are seldom used in power converters. This is mainly due to the lack of understanding in its design principle by power supply engineers [3] , as well as the lack of a systematic procedure in existing literature, which can be used to develop such controllers. This can be attributed to the fact that much of the work on the subject has been reported from the control's viewpoint, rather than the circuit's viewpoint. Hence, the focus had been on the theoretical aspects of the control, while the practical aspects of the implementation are rarely discussed [3] , [4] .
Thus, the objective of this paper is to introduce a simple approach that is easily applicable in the development of a sliding mode voltage controlled (SMVC) buck converter, to bridge the gap between the control principle and circuit implementation. To present a complete exposition, mathematical derivations and theoretical analyzes which extend from the work of [4] are firstly performed. error dynamics (or the rate of change of voltage error) x 2 under CCM, can be expressed as
THEORETICAL DERIVATION

Mathematical Model of Ideal Sliding Mode Controlled Buck Converter
where C, L, R L are the capacitance, inductance, and load resistance respectively; V ref , V i , and βV o are the reference, input, and sensed output voltage respectively; u = 1 or 0 is the switching state of power switch S W . Then, by differentiating (1) with respect to time, the state space model can be obtained as
For this system's model, it is appropriate to have a control law
where S is the instantaneous state variable trajectory and is described as
and α is the control parameter (termed as sliding coefficient) to be designed. To achieve reachability and asymptotic stability, the system must obey S ·Ṡ < 0, which gives 0 < L
, where i C represents the capacitor current. Next, it is also known that during SM operation (S = 0), α controls the dynamic response of the system with a first order time constant of τ = 1 α . To ensure that α is high enough for fast dynamic response and low enough to maintain a large existence region [4] , it is proposed to set α = 1 RLC .
Design of a Practical SM Voltage Controller
Redefinition of Sliding Line
SM controller requires the continuous assessment of the parameters x 1 and x 2 for its control. By substituting (1) into (4) and setting α = 1 RLC , we have
where
Here, the terms (V ref − βV o ) and i C are the feedback state variables that should be amplified by gain coefficients k 1 and k 2 respectively, before a summation is performed. However, noting that capacitance C in power converters is usually in the microfarad (µF) range, its inverse term will be significantly higher than β and R L . When combined, it results in an overall gain coefficients k 1 and k 2 that are too high for practical implementation. If forcibly implemented, the feedback signals may be driven into saturation, making (5) unreliable for the control.
In view of that, it is simpler to reconfigure the switching function to the following description:
Thus, the practical implementation of S becomes independent of C, thereby reducing the amplification of the feedback signals. Although there is modification to the switching function, the maximum existence region and response time is maintained at τ = 1 α .
Introduction of Hysteresis Band
Ideally, the converter will switch at infinite frequency with its phase trajectory moving on the sliding line when it enters SM operation. In the presence of switching imperfections (switching time constant and delay), this is not possible. The discontinuity in the feedback control produces a particular dynamic behavior in the vicinity of the surface trajectory known as chattering [1] , [2] . If chattering is uncontrolled, the converter system will be self-oscillating at a very high switching frequency corresponding to the chattering dynamics. This is undesirable as high switching frequency results in excessive switching losses, inductor and transformer core losses, and EMI noise issues [5] . Furthermore, with switching frequency being unpredictable, the design of the converter and the selection of the components will be difficult.
To solve these problems, the control law in (3) is redefined as
where κ is an arbitrarily small value. The reason for introducing a hysteresis band with the boundary conditions κ and −κ is to create a dead region −κ ≤ S ≤ κ where no changing of switching state can occur. The maximum switching frequency of the SM controller can therefore be controlled by varying κ.
Calculation of Switching Frequency
To control the switching frequency of the converter, the relationship between the hysteresis band κ and switching frequency f S must be known. From [2] , for α = 1 RLC , we derive
where ∆t OF F and ∆t ON are respectively the turn-off and turn-on time durations of the switch. Therefore, the total period for one switching cycle is
Since the cycle is repeated (cyclic) throughout the SM steady-state operation, the frequency of the converter when it is operating in SM can be expressed as
Considering that V i and V o are non-constant parameter consisting of respectively dc signals of V i and V o and time varying perturbations of V i and V o , we can resolve (10) into f S = f S + f S using small-signal approximation where
with f S representing the steady-state (nominal cyclic) switching frequency and f S representing the ac varying (perturbed) frequency of the converter. For the controller's design, only (11) is required since only nominal steady-state operating conditions will be considered.
A STANDARD DESIGN PROCEDURE
Standard SMVC Converter Model
Fig . 2 shows the proposed SMVC buck converter. Similar to conventional schemes, the feedback sensing network for V o is provided by the voltage divider circuit, R 1 and R 2 . Additionally, a low resistance current transformer is placed in series with the filter capacitor to obtain the capacitor current, i C . 
Design Steps
The design of the buck converter is well covered in the literature [5] . This discussion starts with the assumption that the parameters are known, and are given in Table 1 1 . 
Step 1
The current sensing gain, H, is set at a value such that the measured capacitor current, i C(mea) is equal to the actual capacitor current, i C . Next, setting reference
Step 2 From (6), the gain required for the amplification of the signal
. Hence, R V1 and R V2 are related by R V1 = (βR L )R V2 . Choosing R V2 = 20 kΩ, we get R V1 = 33 kΩ. Additionally, the resistors, R DIF , for the difference amplifier circuit: U D , are chosen as 10 kΩ.
Step 3
The parameter of the hysteresis band, κ, can be obtained from the re-arranged form of (11), i.e., 1 The parameters are calculated on the basis that the converter is to be operated in CCM for V i = 13 V to 30 V and i R = 0.5 A to 4 A. The maximum peak to peak ripple voltage is 50 mV. where V i , V od , and f Sd are the nominal parameters of the converter. A plot giving the calculated κ values for different inductances and switching frequencies is shown in Fig. 3 . The actual inductance, L act , used in the design is 110.23 µH. It should be noted that L act ≥ L crit for CCM. Thus, substituting L = 110.23 µH into (13), κ is calculated as 0.136.
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Step 4
The setting of κ for the hysteresis band can be performed by adjusting the ratio of R ST1 and R ST2 of U S , using an equation derived from the mathematical description of a non-inverting Schmitt Trigger, i.e.
where V CC + and V CC − are respectively the positive and negative voltage supplies to Schmitt Trigger U S . Choosing R ST1 = 110 Ω gives R ST2 = 12 kΩ. Fig. 4 shows the graphs of the converter's average switching frequency f S for different κ values at nominal operating condition, that are obtained from calculation, simulation, and experiment. Specifically, the calculation is performed using the proposed design equation (11) and the simulation is carried out in Matlab/Simulink using the circuit expression of the proposed controller. Basically, the simulation and experimental data are in good agreement with the calculated data. The small discrepancy between the experimental data and both the calculated and simulated data is A major point to highlight is that at low κ, i.e., high switching frequency, the voltage regulation is tighter and more accurate. In our design, by setting 0.1 ≤ κ ≤ 0.2 in the design, we limit the voltage accuracy within ±0.12 V (i.e. < 1 % of V od ) error.
EXPERIMENTAL RESULTS
Verification of Design Equation
Steady-State Performance
The controller is fine-tuned to a switching frequency of 200 kHz by replacing R ST2 with a 16 kΩ resistor, thereby setting κ = 0.1. Fig. 6 shows an example of the ouput waveforms of the SMVC buck converter at steady-state operation. Performing to design expectation, the converter operates at an average switching frequency of f S = 199 kHz, with small frequency fluc- tuations, and the output voltage ripple V o (without considering the ringing oscillation) is around 10 mV (i.e. < 0.1 % of V od ), under nominal operating condition.
CONCLUSIONS
A detailed analysis of the design principle of a SMVC buck converter is presented. The discussion takes into consideration the practical aspects of the converter. The sliding line for a ideal controller is redefined to meet practical limitations. A hysteresis band is introduced to the sliding line to the solve the problem of chattering. The relationship between the hysteresis band and the switching frequency is derived. To facilitate implementation, a standard SMVC converter module is introduced. Its design guidelines is verified through experiment.
